

What is claimed is:

1. A semiconductor memory device comprising:

a plurality of memory cell arrays;

an enable master signal generator which receives a predetermined signal and  
5 generates a column select line enable master signal;

a disable master signal generator which receives the predetermined signal and  
generates a column select line disable master signal;

a plurality of enable master signal delayers which delay the column select line  
enable master signal;

10 a plurality of disable master signal delayers which delay the column select line  
disable master signal;

a plurality of column select line enable controllers which generate column select  
line enable control signals, respectively, in response to signals output from the enable  
master signal delayers;

15 a plurality of column select line disable controllers which generate column select  
line disable control signals, respectively, in response to signals output from the disable  
master signal delayers; and

a plurality of column select line drivers which drive column select lines of the  
related memory cell arrays, respectively, in response to signals output from the column  
20 select line enable controllers and signals output from the column select line disable  
controllers.

2. The semiconductor memory device of claim 1, wherein signal delay times  
delayed by the enable master signal delayers are different from one another.

25 3. The semiconductor memory device of claim 1, wherein signal delay times  
delayed by the disable master signal delayers are different from one another.

30 4. The semiconductor memory device of claim 1, wherein the predetermined  
signal is an internal clock generated from an external clock that is applied from the  
outside of the semiconductor memory device.

5. The semiconductor memory device of claim 1, wherein the column select line enable controllers respond to a decoded column address.

5 6. The semiconductor memory device of claim 1, wherein the column select line disable controllers respond to a decoded column address.

7. A method of driving column select lines of a semiconductor memory device with a plurality of memory cell arrays, the method comprising:

10 receiving a predetermined signal and generating a column select line enable master signal;

receiving the predetermined signal and generating a column select line disable master signal;

15 generating a plurality of delayed column select line enable master signals by delaying the column select line enable master signal for different times;

generating a plurality of delayed column select line disable master signals by delaying the column select line disable master signal for different times;

generating a plurality of column select line enable control signals in response to the delayed column select line enable master signals;

20 generating a plurality of column select line disable control signals in response to the delayed column select line disable master signals; and

driving the column select lines of the memory cell arrays in response to the column select line enable control signals and the column select line disable control signals, respectively.

25 8. The method of claim 7, wherein the predetermined signal is an internal clock generated from an external clock applied from the outside of the semiconductor memory device.